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The four conditions from which the equations will be written are shown in figure 2 together ~dth all the circuit values which would tend to violate the given conditions.
The considerations involved in the four conditions will be discussed briefly. 
Maximum collector voltage.
In this case the transistor is assumed to be completely-cut off, and the current I6 which would normally be present is assumed to be zero, i.e., a = 1 and Is = 0. The resistor and supply voltage tolerances also have been appropriately chosen.
Minimum collector voltage.
All the conditions which would cause the collector of the transistor to go most negative are represented here. The largest output current I: and the largest collector current are used, i.e., a = X, small R4, and large Es • The emitter follower is cut off so its base current is zero. When a gate circuit is attached to the collector, its current and tolerances must be included in this condition. If it is of a type in which the current is essentially determined by an emitter resistor, as in the flipflop proper, the collector current of the flipflop can be doubled to include the gate. This is not shown here. The circuit is described by writing the node equations at the marked nodes.
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Equations (8) and (7) are to be substituted in (3) and (5) respectively. Equations (5) and (6) may be combined to eliminate V6. Five simultaneous non-linear equations in E~, I~, R~, R~, and R3 result. Note that the base current used by the emitter follower portion of the flipflop has been included in the analysis as part of/5 • This is necessary because the design is quite sensitive to
15.
It is clear that the given specifications may be contradictory so that no solution exists. This is because several of the specifications place restrictions on the same quantities. Even ff a solution exists, it is quite possible that some requirement will be more than just met. Therefore, it is not possible to do a brute force simultaneous solution of the five equations.
In order to solve the five equations obtained above, a program was prepared for a digital computer, mLL~C. Note that the values for Vc, V~, and I,, in the specifications are limiting values so that V4, V5, and I4 will not necessarily be equal to them. The code was prepared, however, to operate the transistor at the specified maximum collector dissipation, W, to obtain the lowest possible circuit impedance. This should give the maximum speed of operation for a given transistor. Also, the V, and Vb requirements will be just met, so in the worst tolerance cases the output voltages V~ and V3 will be equal to these values. If so desired, different choices as to which conditions are to be just met could be made.
The organization of the code for ILLL~C is as follows:
1. Read the specifications from a tape. 2. Set Et to the largest value to be considered, say El* . 3. Set I1 = I~, the largest permitted. So far a maximum gain network has been assured. 4. Solve equations (1), (2), and (3) for Rt , R,, and R~ . No solution exists if one or more of these is negative or complex the first time, with largest Et and I~. 5. Change I1 according to a binary chop procedure in order to converge on the smallest value for I~ for which a solution in step 4 exists. That is, set I1 to halfway between the lowest value which worked and highest value which did not work, and repeat step 4 to decide whether the new 11 will work or not. The first value to be tried in this procedure is New I1 = ½(/~ + 12). 6. Check the saturation condition by equations (5) and (6). No solution exists if this condition is not met the first time since the network has maximum gain and the collector current has been reduced as far as possible. 7. Change El according to a binary chop procedure in order to converge on the smallest value of E~ for which there is a solution in step 4 and for which the saturation condition is met. To do this, set Et according to the same rules as were used for It in step 5, repeating steps 4, 5 and 6 to test each new value, except that if no solution exists in step 4 the first time through, skip to step 7 so that the I~ convergence is omitted. The first value to be tried in this procedure is New El = ½(El* --t-Vb).
Check the maximum collector voltage condition by equation (4). No solution exists if
this condition is not met since the collector supply voltage is now as small as possible and the network gain has been reduced as far as possible.
The code used on the ILLL-kC prints the given requirements and the conditions which are not met, followed by the values of E~, I1, R1, R2, R3, V4, and V5 so that the designer can see by how far the conditions were not met and perhaps make some changes in the specifications to make a solution possible. In case all the conditions were more than just met, he may be able to increase the tolerances to permit the use of less precise components.
Since the values obtained by the program just described will not in general be even values or in the case of resistance standard values, some procedure is needed to make adjustments in the design so that even or standard values may be used. To do this a separate program was prepared which--given all the voltages, tolerances, and resistance values--solves for the output signal levels, maximum collector voltage and minimum collector voltage in the worst tolerance conditions. This permits the designer to modify the design already obtained to the nearest standard values of resistance and to the nearest convenient supply voltage for E1 and then verify whether or not the design is still satisfactory. A suitable design is only obtained if E1 is raised to a higher value during such changes since the original program gave the lowest value permitted. When this procedure is carried out the design uill in general have more than the required output signal s~ing, higher impedance level and, therefore, ~ill be somewhat slower than the original design.
